






Fg. 3














Fig. 86

pc_16_eq_proga			the first and th		
30 State idle	/long_jump	(hi_byte_adr	(lo_byte_adr	/clr_debugger	lgger
debugger_active					
clr_debugger_active	*	A THE STATE OF THE			
insert_long_jump					
prog_mux_control					
jump_progdi <u>02</u>		(01	(20	(05	
mcu_clk_i					
proga_i <u>00AD</u>)00A1)00A2		(0120	
last_cyc_i					
state_0_i					
progdi A0	702	,01)20	(74	
'opcode_name_ljmp_addr16_3					
int_mem_data_i 00					
int_mem_wraddress_i 00)01		
int_mem_wren_i					
Int_mem_rdaddress_i A0	00)	101)(20)74	
rdaddress_reg_A0		00)	(01)/20	
int_mem_rden_i					
u_int_256ram/rden					
int_mem_data_o 00					
F19. 9a			÷		
)					
37200	37400	37200 37400 37600 37600 37800 38 us	37800	38	SI

pc_16_eq_proga					
clk_i		The state of the s	The stand that the st		
state clr_debugger		elbi)			
debugger_active					
clr_debugger_active					
insert_long_jump	The state of the s				
'prog_mux_control					
jump_progdi <u>02</u>					
mcu_clk_i					
proga_i 013B)00A0)00A1	00A2	(00A3	
last_cyc_i					
state_0_i					
progdi 02)74	(AA	774	
opcode name ret1			Ymov a Idata2	idata2	
Fg. 96	45600	45800	111111111111111111111111111111111111111	1.12 at 1.12 a	200






Fig- 11



	Description	Label	Address
	Port-0	P0	80
5	Stack Pointer	SP	81
2	Data Pointer LB	DPL	82
	Data Pointer HB	DPH	83
	Power Control Reg.	PCON	87
	Timer/Counter Control	TCON	88
	Timer/Counter Mode	TMOD	89
	Timer/Counter-0 LB	TL0	8A
	Timer/Counter-1 LB	TL1	8B
	Timer/Counter-0 HB	TH0	8C
	Timer/Counter-1 HB	TH1	8D
	Port-1	P1	90
	Serial Control Register	SCOM	98
	Serial Data Buffer	SBUF	99
	Port-2	P2	A0
	Interrupt Enable Register	IE	A8
	Port-3	P3	B0
	Interrupt Priority Register	IP	B8
	BPSTA: Break Point Status Register	BPSTA	BD
	BPL1: Break Point Register-1 (LB)	BPL1	BE
	BPH1: Break Point Register -1 (HB)	PBH1	B F
{		BNK1	C0
\		BPL2	O
\	BPH2: Break Point Register 2 (HB)	PBH2	-62 ¹⁰⁰
	BNK2: Break Point Bank Register-2	BNK2	C3
	BPL3: Break Point Register 3 (LB)	BPL3	C4
	BPH3: Break Point Register 3 (HB)	PBH3	C5
u 4	BNK3: Break Point Bank Register-3	BNK3	©6
4	BPL4: Break Point Register -4 (LB)		C7
}	BPH4: Break Point Register 4 (HB)		C8
	BNK4: Break Point Bank Register-4	BNK4	C9
	JTML: Jump to Monitor Address Register (LB)	JTML	CA
	JTMH: Jump to Monitor Address Register (HB)	JTMH	CB
1	Reserved		CC
	Reserved	, , , , , , , , , , , , , , , , , , ,	CD
	SBK: Stack Break Point Register	SBK	CE
	BPCRL Break Point Control Register	BPCRL	CF.
Ĭ	Program Status Word	PSW	D0
	$D1 \rightarrow DF$ is used for scratch pad		D1 → DF
	Accumulator	Α	E0
	Interrupt Enable Register-1	IE1	E8
	B Register	В	F0
	RTKTM RTK Timer Register	RTKT	F6
	VECINT: Vector Interrupt Register	VEC1	
	Interrupt Priority Register-1		F7'
		IP1	F8
166 }	·	PCL	F9.
, [PCH: PC Copy Register (HB)	PCH	FA
	WDCSR Watchdog Timer Control & Status Register	WDCR	<u>FB</u>
	MCNFG: MCU Configuration Register	MCNFG	<u>FC.</u>
	WSGEN Wait-State Generator Register	WSGEN	<u>FD</u>
	DSOVL: Data-Space and Overlay Definition Register	OVLAY	FE
l	BANK: Bank Select Register	BANK	FF



		6	5	4	3	2	1	0	
	A7	A6	A5	A4	A3	A2	A1	A0	1
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
1	10.2	eventes	Reset	对 参	11-1-110-12	111/11/20		F 12 37 14 894	
	7-0	A[7:0]	00h	St L	ack address IMP to Mon	s, used to c	ompare aga	ainst the Sta	ack. If a trap condition is detected a

Fig 15

BPE	SIE	\$1	SO	BE4	BE3	BE2	BE1			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	RW			
Bit .	Name	Resett	排料 柜	inclo			2 110			
0	BE1	0	Α	idress B	reak point-1 co	ontrol bit.		And the second of the second o		
			В	≣1 <i>=</i> 0	Address Bre	ak Point-1 is	disabled			
			В	≣1 =1		ak Point-1 is		If a match is decoded, the Jump logic		
1	BE2	0	A	dress B	reak point-2 co					
				E2 =0	Address Bre	ak Point-2 is	disabled			
			В	E2 =1	Address Bre will be trigge	ak Point-2 is red.	enabled.	If a match is decoded, the Jump logic		
2	BE3	0	A	dress B	reak point-3 co	ntrol bit.				
			В	E3 =0	Address Brea	ak Point-3 is	disabled			
			В	3 =1	Address Brewill be trigge	ak Point-3 is red.	enabled.	If a match is decoded, the Jump logic		
3	BE4	0		Address Break point-4 control bit.						
			В	4 =0	THE TOTAL TO SING THE GOOD TO SING THE G					
			Ві	4 =1	Address Breawill be trigger	ak Point-4 is red.	enabled.	If a match is decoded, the Jump logic		
5-4	S[1:0]	00b	St	ack Trap	Condition.		······			
			00	b = NO	Stack Trap (St	ack Trap is	disabled)			
					ck Trap on SP					
					ck Trap on SP					
6	CTE	1			ck Trap on SP					
6 STE		0		Single step enable/disable control bit. See Single Step for more explanation.						
	1			STE =0 Single step is disable STE =1 Single step is enabled						
7	BPE	0			ougger Enable/		trol bit			
				°E =0	to ALL debug	ger register	's is possit	break can happen. However writing ble.		
	1		BF	E =1	The debugge	r logic is en	abled.			

7ig. 16

	RES W/O BIL	EA R/O Name	SSP R/O	SB R/O	84 R/O	B3 R/O	B2 R/O	B1 R/O	
		Rene	\$(- 5-5-1)				RVCI	H/O	
				1. T. 1.	- निर्मान ग्री	1			
	U	DI	(()		Address B				the state of the same of the state of the st
51				-		reak point-1 s			
>+				-	B1 =0				ed a break condition.
) [-	B1 =1				 1 caused the break condition. This "80h" to this register.
/ /	1	B2	0		Address R	reak point-2 s		I WICO WINE	BOTT TO THIS register.
	•		"	ŀ	B2 =0			didn't eauce	ed a break condition.
0	Ī		1	}	B2 =0 B2 =1				break condition. This bit will be
	j	1		Ì	DZ =1			te "80h" to the	
} 	2	B3	0		Address B	reak point-3		10 0011 10 11	no regiotor.
		1		H	B3 =0			didn't cause	ed a break condition.
]				r	B3 =1				break condition This bit will be
		Į	ĺ	-				te "80h" to th	
	3	84	0		Address B	reak point-4 s			
		{		r	B4 =0	Address Br	eak Point-4	didn't cause	ed a break condition.
\			1	r	D4 4				break condition This bit will be
1					B4 =1	cleared who	en MCU wri	te "80h" to th	nis register.
	4	SB	0		Stack Trap	status bit.			
\sim	(1	i		SB =0			ed a break c	
12			î		SB =1				ition This bit will be cleared when
` !! L							"80h" to this	register.	
27.24	5	SSP	0	_	- 3	Break point			
TO TARROTA		ļ		_	SSP =0	Single step	Break poin	t didn't caus	ed a break condition.
14 14			1		SSP =1	Single step	Break poin	t caused the	break condition This bit will be
III -	6	EA	10		Poflocts th	cleared wh	en MCU wri	te "80h" to t	nis register mode. See Single Step for more
	0	LA		1	explanatio		OI EA DIE WIT	en m debug	mode. See Single Step for more
16	1		1	-		errupt is disal	bled		
12 24					EA = Inte	errupt is enat	oled		
= -	7	RES	0		Resume C	ontrol bit. Wi	riting a "80h"	to this regi	ster will Write-protect ESFR[BE-CF
	ļ		1	-	enable the	PCL/PCH u	pdate and c	lear B[4:1] b	its. This bit is read as "0". Writing a F] but not clear the status bits.
					7	ig.17			
_	7	6	5	4 P4	3 P3	2 P2	1 P1	0 1 P0	7
L	P7 R/O	P6 R/O	P5 R/O	R/O	RVO	R/O	R/O	R/O	
F			WITH EAST (FIR		जिम्हिं।	1 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2			
3	7-0	P[7:0]	00h		I ow byte o	of the PC. Th	is value is la	tched by the	e Break point logic and can be rea
	7-0	17.01	00.1		only by M	CU. Monitor v	will use this	address to r	esume the application.
220	7	6	5	4	3	2	1 700	0 P8	
[P15	P14	P13	P12	P11		P9 R/O	R/O	_
	R/O	R/O	R/O	R/O	R/O	the second named in column 2 is not a se	NU.	N/U	
	iën.	Kan I	GESSIO.	130	Sales of	-tube DC T		latabad by th	ne Break point logic and can be rea
1									
	7-0	P[7:0]	00h		High byte	Of the PC. II	will use this	address to	resume the application.

71g. 18